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The use of compliant silicon-on-insulator~SOI! substrates instead of Si substrates is shown to
improve the quality of epitaxial GaN layers by releasing the strain and absorbing the generated
threading dislocations in the thin Si overlay of the SOI substrate. GaN layers have been grown on
SOI substrates by low-pressure metalorganic chemical vapor deposition and various growth
conditions and compared with GaN layers grown on Si substrates. Crystal uniformity, surface
morphology, and number of threading dislocations of GaN layers grown on SOI substrates are
improved compared to layers grown directly on Si substrates as evidenced by x-ray diffraction
spectroscopy~XRD! and transmission electron microscopy. Full width at half maximum XRD
values improved from 672 to 378 arcsec by growth on SOI instead of Si substrates. The GaN layers
grown directly on Si substrates are highly resistive while all as-grown GaN layers on SOI substrates
are unintentionallyn type. For a 1–2mm thick GaN layer grown on SOI, the electron mobility is
typically in the order of 102 cm2/V s with a background carrier concentration in the range of




















































GaN and related nitrides are promising materials for
plications in UV/blue light emitters1 and high-power, high-
temperature electronic devices.2 Although extensive efforts
are made to achieve high-quality GaN materials,3–6 the qual-
ity of epitaxially grown GaN layers is hindered by large la
tice mismatch and a large difference in thermal expans
coefficients between GaN and the commonly used subs
sapphire.7,8 The large lattice mismatch leads to high interf
cial strain between the epilayer and the substrate, and,
result, induces misfit and threading dislocations. Con
quently, the structural and electrical properties of GaN lay
cannot be fully optimized, and devices built on such lay
cannot take full advantage of the intrinsic properties of
nitrides.
New, different epitaxial growth approaches are, the
fore, desirable and the technique of growth on compli
silicon-on-insulator~SOI! substrates discussed in this pap
offers such an alternative. Theoretical work9,10 shows the
possibility to grow thicker layers without degradation on th
compliant layers through stress absorption in the compl
substrate. Thick, lattice-mismatched InGaAs epitaxial lay
have been grown on compliant GaAs substrates via mole
lar beam epitaxy~MBE!.11,12Most recently, thick InGaP lay-
ers have been grown by metalorganic chemical vapor de
sition ~MOCVD! on twist-wafer-bonded GaAs complian
substrates without generation of threading dislocation13
Various types of ‘‘soft’’ buffers can be envisaged, but tec
niques which offer the potential of large wafer-size comp
ibility are obviously most attractive since they are best sui




















tigated in this work offers exactly this possibility for GaN.14
Recently, SiGe was grown by MBE on SOI substrates,15 and
GaN was grown, also by MBE, on a SiC–SO
heterostructure,16,17exploiting the advantages of this compl
ant substrate. The work presented in this paper reports
encouraging results for growth of GaN on SOI substra
without previous formation of SiC. Compared to th
mismatched-growth using twist-wafer-bonded GaAs com
ant substrates,13 which requires extensive pregrowth proces
ing and which has been demonstrated so far only on r
tively small wafer pieces, the approach using SOI substra
would allow the direct use of commercially available, hig
quality and large-size wafers which drastically simplifies t
process. Moreover, the availability of high-quality SOI w
fers should result in an overall improved yield. Also, if GaA
is to be used for compliant twist-wafer-bonded substra
this material system would not withstand the typically r
quired high growth temperatures of.1000 °C in MOCVD
growth of GaN, which has been proven to date the b
growth method for device quality GaN layers.1,2 In addition,
SOI wafers could be a more commercially viable technolo
due to their smaller cost than GaAs wafers of the same s
The thin silicon overlay acts as the compliant buffer a
SOI substrates enable large wafer-size processing. Epitax
GaN on SOI substrates offers the very attractive feature
the production of large-size GaN epitaxial wafers, as nec
sary for nitride-based device and circuit requirements. Mo
over, incorporation of GaN devices into silicon-based in
grated circuits could be envisaged, in order to perform m
complex functions. By growth on SOI, the difficulty o
growing GaN directly on silicon, which rises by the larg
differences in lattice constant, crystal structure, and ther
























































3830 J. Appl. Phys., Vol. 83, No. 7, 1 April 1998 Cao et al.BASIC FEATURES OF THE COMPLIANT GROWTH
APPROACH
Figure 1 shows a conceptual picture of the differen
between ideal growth on mismatched substrates and the
tual result obtained in practice with conventional growth a
proaches. Lattice-mismatched growth is in practice acco
panied by strain relief through dislocations. These sho
ideally be edge dislocations located at the epilayer–subs
interface as shown in Fig. 1~a!. If this is indeed the case, th
layer grows as a free-standing unstrained layer, i.e., as
growth proceeds, the dislocations are confined in the
few monolayers and the layer on top has the lattice cons
of ‘‘bulk’’ material resulting, therefore, in excellent epilaye
quality. This ideal condition can only be realized if two co
ditions are satisfied:~i! the growth starts and continues com
pletely layer by layer so that at any point of substrate cov
age there is only a single island 1 ML high on the substra
and ~ii ! the growth rate is slow enough that the grown lay
is able to reach the minimum energy state. Unfortunat
those conditions are extremely difficult to implement
regular growth.
As Fig. 1~b! shows, in real growth several islands sta
nucleating simultaneously. Moreover, the large lattice m
match produces strain energy accumulation at the site
edge dislocations and unstabilizes the chemical bonds re
ing in atoms that cannot be stacked perfectly. When
edges of these islands eventually reach each other, there
high probability that a threading dislocation instead of
edge dislocation develops. These dislocations may propa
FIG. 1. ~a! Schematic of ideal lattice-mismatched growth where the en
strain is relieved as edge dislocations; and~b! nonideal~realistic! case where




















through the epilayer, eventually degrading device perf
mance on these layers.
To overcome the problem outlined above we have
plored the possibility of using the thin Si layer, which
bonded to a much thicker supporting Si substrate throug
thin SiO2 layer, thus forming the SOI structure, as the co
pliant substrate for GaN epitaxy~Fig. 2!. The compliant sub-
strate principle predicts that the strain in a lattic
mismatched epilayer can be reduced via par
accommodation of the total strain in a thin compliant over
as contrasted with the rigidity of a thick Si or sapphire su
strate. The biaxial elastic strains in substratees and epilayer









whereem5(as2af)/af is the total strain due to lattice mis
match, hs is the thickness of the substrate, andhf is the
thickness of the epitaxial layer.as andaf denote the lattice
constants of the substrate and the epilayer in the plan
interface, respectively.
In conventional epitaxial growth, the substrate is mu
thicker than the epilayer, thus, virtually all the strain resid
in the grown layer. For example, if a 1mm thick epilayer is
grown on a 200mm thick substrate, 99.5% of the tota
lattice-mismatch caused strain is distributed into the epilay
In our approach with a compliant substrate, the substrat
much thinner than the epilayer and, thus, accommod
most of the total strain. If a film of the same thickness
grown on a much thinner substrate in the order of a few 1
Å or less, only a few percent of the strain is contained in
epitaxial which will, consequently, contain much fewer d
locations and will in general be of better quality.
Epitaxy on a compliant substrate can, consequently,
duce the threading dislocations when utilizing substrates
are largely lattice-mismatched with the epilayer. Figure
shows the physical implementation of the above-outlin
principle when using a compliant buffer for growth of th
epilayer. A very thin buffer layer is necessary so that t
atom bonds are not as strong as in a bulk crystal. The b
energies in a compliant buffer at growth temperature
comparable tokBT ~e.g., <10kBT; kB : Boltzmann con-
e



















































3831J. Appl. Phys., Vol. 83, No. 7, 1 April 1998 Cao et al.stant,T: temperature! so that the atoms and clusters of atom
may be able to move on the buffer. Figure 3~a! shows two
islands, A and B, of the epilayer which are about to mer
At this point, there is a high probability that merging w
produce threading dislocations. However, if the islands w
able to ‘‘float’’ on the buffer to produce a registry as show
in Fig. 3~b!, mostly edge dislocations will be produced.
conventional growth, this is difficult to achieve due to t
very high energy barrier for this island migration proce
However, a compliant buffer may become ‘‘soft’’ and allo
the migration of the epilayer islands. The island merge
lows reduction of the number of threading dislocations, a
edge dislocations may be confined at the interface. The r
tively high atomic migration rates in the compliant buff
region will allow the structure to come closer to the glob
minimum energy state where the dislocation network is
riodic and entirely contained in the buffer. While the pictu
discussed above is not rigorous, it provides a physical
scription useful in selecting the growth parameters a
choosing the compliant buffer.
GROWTH APPROACH AND PHYSICAL ANALYSIS OF
GaN ON COMPLIANT SOI SUBSTRATES
The SOI substrates used in this work were fabricated
SOITEC via SIMOX ~separation by implanted oxygen!
FIG. 3. ~a! Schematic of two merging islands, A and B. If the islands rem
in the positions shown, there is a high probably that a threading disloca
is formed; and~b! ideal configuration after island migration on the buff











technology.18 The thicknesses of the silicon overlay and SiO2
buried layer were 52.861.1 and 81.264.4 nm, respectively,
and the Si substrate was~100! oriented. GaN layers were
grown on the SOI substrates in a modified EMCORE G
3200 low-pressure~60 Torr! MOCVD system, using H2 as
the carrier gas~3000 sccm!. Trimethylgallium ~TMGa! and
ammonia (NH3) were used as Ga and N sources, us
TMGa and NH3 flow rates of 36mmol/min and 2000 sccm
respectively, and the V/III ratio was 2500. Before loadi
into the reactor, the substrates were degreased in hot
vents. The substrates were then placed on a SiC-co
graphite susceptor, loaded into the horizontal quartz reac
and annealed in an ambient of H2 and NH3 at a temperature
of 1000–1050 °C for about 15 min. By identifying the N 1s
peak, x-ray photoelectron spectroscopy~XPS! of the surface
reveals, as explained below, that nitrogen was incorpora
into the substrate surface during this process.
Typical structures investigated in this study are shown
Fig. 4. They include GaN layers grown on SOI as well
silicon ~100! substrates for verifying the advantages gain
by the compliant approach; the silicon wafers were subjec
to the same surface preparation and have been placed sid
side with SOI substrates in the reactor. After thermal anne
ing and cooling down of the reactor to 500 °C, the structur
consisting of a thin,;250 Å thick GaN buffer followed by a
‘‘bulk’’ GaN layer, were grown. The latter was grown a
high temperatures from 1 to 3 h depending on the desire
layer thickness~0.7–2.0mm!. Growth of layers with thick-
nesses in this range on top of a compliant substrate all
fewer dislocations than growth on conventional substra
even if there exists a large lattice mismatch. For example,
a 1mm thick epilayer grown on a 500 Å thick substrate, on
5% of the strain reside in the epilayer. ‘‘Bulk’’ growth tem
perature has been varied between 700 and 1000 °C to ev
ate its impact on the properties of the resulting GaN laye
Secondary ion mass spectroscopy~SIMS! and XPS
analysis were performed to understand the influence that
SOI substrate may have on the properties of the GaN lay
Figure 5 shows the SIMS analysis of GaN grown on SO
n
FIG. 4. Schematic cross section of grown structures to investigate growt





























3832 J. Appl. Phys., Vol. 83, No. 7, 1 April 1998 Cao et al.which reveals the presence of at least O, H, Si, and C im
rities in the epilayer. Considering the structure of the S
substrate, the profiles of Si and O are understandable.
concentration of both elements rises sharply with the prob
depth reaching the substrate. The C concentration in the G
epilayer is in the order of 1018– 1019 cm23. The source of C
incorporated in the GaN epilayer is not clear at this point
may come from the organometallic TMGa source, the gra
ite susceptor, or its SiC coating, both of which may releas
atoms into the chamber during high-temperature growth.
The existence of C, O, and Si contaminants in the e
taxial layer can also be confirmed by XPS using a PHI 54
ESCA system with an AlKa x-ray source (E
51486.6 eV). A spectrum of a GaN epilayer grown on
SOI substrate is shown in Fig. 6. The XPS peaks at 19, 3
and 420 eV are identified as the Ga 3d, L2M45M45, and
L3M45M45 bonding of Ga, respectively. The contaminants
O, and Si are identified with their signature peaks at 285
~C 1s!, 531 eV~O 1s!, 153 eV~Si 2P!, and 103 eV~Si 2S!.
Single-crystal x-ray diffraction~XRD! using the CuKa
double line was employed to investigate the crystal quality
the epitaxial GaN layers grown on SOI or Si substrates. T
out-of-plane~u–2u! scans were carried out in reflection g
ometry with the scattering vector perpendicular to the pla
of the layer. The spectra were obtained by a RIGAKU ‘‘R
taflex RU-200B’’ system. The divergence slit and scatter
were both 0.5°. The widths of the receiving slit and t
monochromator receiving slit were 0.15 and 0.45 mm,
spectively.
FIG. 5. SIMS analysis of a GaN layer grown on a SOI substrate. The pr
of Ga and N is plotted in relative units~counts/second! relative to the right
y axis, and the impurity concentrations are plotted in absolute va


















STRUCTURAL AND ELECTRICAL PROPERTIES OF
GaN GROWN ON COMPLIANT SOI SUBSTRATES
Figure 7 shows the XRD measurements of 0.75mm
thick GaN layers grown at 900 °C on~a! silicon and~b! SOI.
Both samples show a peak at around 34.5° due to reflec
from the~0002! plane of GaN. Scanning electron microsco
showed hexagonal hillocks on the surface of the GaN ele
s
FIG. 6. XPS spectrum of a GaN layer grown on a SOI substrate.
FIG. 7. X-ray spectrum for GaN grown at 900 °C in the same growth run











































3833J. Appl. Phys., Vol. 83, No. 7, 1 April 1998 Cao et al.ayers indicating wurtzitic GaN growth. This is consiste
with reports19 that GaN epitaxial layers would take wurtzit
structure if deposited on amorphous GaN buffers. The cry
quality of GaN on SOI is obviously better than that of Ga
on Si as indicated by full width at half maximum~FWHM!
values of 666 and 378 arcsec for GaN on Si and GaN
SOI, respectively.
The improvement in crystal quality can be further de
onstrated by transmission electron microscopy~TEM!. Fig-
ure 8 shows the TEM picture of a typical GaN epilayer
gion for growth on Si and SOI substrates. For comparis
purposes, the two epilayer surfaces have been placed ag
each other. The GaN layer grown on SOI~layer in the lower
part of the photograph! has a much better surface morpho
ogy than the GaN layer grown on Si~layer in the upper par
of the photograph!. The TEM pictures in Fig. 9 show furthe
details of the grown layers and the SOI and silicon s
strates. In the case of GaN grown on Si, there is a h
concentration of threading dislocations. As a result, the e
ayer consists of many small crystal grains of different si
In contrast, GaN grown on SOI shows a well-defined la
structure and manifests a much smaller number of threa
dislocations. Overall, both XRD and TEM characterizati
support the fact that GaN epitaxy on SOI substrates prov
the possibility of implementing the compliant substrate a
proach where strain caused by lattice mismatch can be e
tively released and the crystal quality of the epilayer can
improved.
From the discussion above, the compliant substrate
proach is based on the fact that the thin layer of the com
ant substrate is more ‘‘stretchable’’ than the bulk layer a
thus, accommodates a large part of the strain caused by
lattice mismatch. At higher growth temperatures, the top t
silicon overlay and the buried SiO2 layer of the SOI substrate
should become more compliant and absorb most of the s
FIG. 8. TEM picture of the surface morphologies of GaN epilayers gro
on bulk Si ~layer in the upper part of the photograph! and compliant SOI
substrates~layer in the lower part of the photograph!. For comparison pur-























resulting in improved GaN crystal quality. This effect can
demonstrated by XRD of GaN layers grown on SOI wafe
at different temperatures~Fig. 10!. The GaN layer grown at
700 °C has a large FWHM of 768 arcsec@Fig. 7~b!#, while
the FWHM of the GaN layer grown at 1000 °C is reduced
more than 50% to only 348 arcsec@Fig. 10~a!#, which is also
smaller than the 378 arcsec obtained at 900 °C@Fig. 7~b!#,
learly demonstrating the trend of improved GaN qual
with increased growth temperature.
The electrical transport properties of the GaN epilay
were evaluated at room temperature by van der Pauw–
measurements using In contacts. The GaN layers grown
rectly on Si substrates are highly resistive. The carrier m
bility is probably too low for conventional Hall measure
ments. The low mobility can be due to the large number
threading dislocation dividing the GaN epilayer into sm
crystal islands and, thus, effective carrier transport is proh
n
FIG. 9. TEM cross-sectional pictures of GaN epilayers grown on~a! com-








































3834 J. Appl. Phys., Vol. 83, No. 7, 1 April 1998 Cao et al.ited by the bad layer quality. However, mobility and carr
concentration of GaN layers grown on SOI can be read
measured. All the as-grown GaN layers are ofn-type con-
ductivity. Typically, for a 1–2mm thick GaN layer grown on
SOI, the electron mobility is in the order of 100 cm2/V s with
a background carrier concentration in the range of 1.5–
31017 cm23. Compared with the carrier concentration of t
SOI substrate itself, which is almost two orders of magnitu
lower ~and which has an electron mobility in the same ord
of magnitude of the measured values for the GaN layer!, an
influence of the substrate on the Hall measurements ca
excluded. A possible contribution of the SOI/GaN interfa
to the measured values can also be excluded, because
layers exhibit clearly larger electron mobilities as the fi
thickness is increased.
CONCLUSIONS
To improve the quality of epitaxially grown GaN,
compliant substrate approach has been employed so tha
FIG. 10. XRD ~0002! peak for GaN grown on compliant SOI substrates







strain between the epilayer and the substrate can be rele
GaN layers have been grown on SOI substrates by MOCV
Compared with GaN grown on Si substrates, GaN lay
grown on SOI show improved crystal uniformity, better su
face morphology, and fewer threading dislocations, as d
onstrated by XRD and TEM characterization. An increase
growth temperature results in a significant decrease of
FWHM value of the GaN~0002! XRD peak, indicating an
improvement of the crystal quality of the epilayer. The bac
ground carrier concentration of the GaN layers grown
SOI is in the lower 1017 cm23, and the electron mobility is in
the order of 100 cm2/V s, providing reasonably good trans
port properties. SIMS and XPS analysis reveal the prese
of C, O, and Si impurities in the GaN layers.
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